View AT91SAM7S32_4725141.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

6071as?atarm?20-oct-04 features incorporates the arm7tdmi ? arm ? thumb ? processor ? high-performance 32-bit risc architecture ? high-density 16-bit instruction set ? leader in mips/watt ? embedded ice in-circuit emulation, debug communication channel support 32 kbytes of internal high-speed flash, organized in 256 pages of 128 bytes ?sin g le c y cle access at up to 30 mhz in worst case conditions ? prefetch buffer optimizing thumb instruction execution at maximum speed ? page programming time: 4 ms, including page auto-erase, full erase time: 10 ms ? 10,000 write cycles, 10-year data retention capability, sector lock capabilities, security bit guaranteeing code confidentiality ? fast flash programming interface for high volume production 8 kbytes of internal high-speed sram, single-cycle access at maximum speed memory controller (mc) ? embedded flash controller, abort status and misalignment detection reset controller (rstc) ? based on power-on reset and low-power factory-calibrated brownout detector ? allows external reset signal shaping and reset source status clock generator (ckgr) ? low-power rc oscillator, 3 to 20 mhz on-chip oscillator and one pll power management controller (pmc) ? software power optimization capabilities, including slow clock mode (down to 500 hz) and idle mode ? three programmable external clock signals advanced interrupt controller (aic) ? individually maskable, eight-level priority, vectored interrupt sources ? one external interrupt source and one fast interrupt source, spurious interrupt protected debug unit (dbgu) ? 2-wire uart and support for debug communication channel interrupt, programmable ice access prevention periodic interval timer (pit) ? 20-bit programmable counter plus 12-bit interval counter windowed watchdog (wdt) ? 12-bit key-protected programmable counter ? provides reset or interrupt signals to the system ? counter may be stopped while the processor is in debug state or in idle mode real-time timer (rtt) ? 32-bit free-running counter with alarm ? runs off the internal rc oscillator one parallel input/output controller (pioa) ? twenty-one programmable i/o lines multiplexed with up to two peripheral i/os ? input change interrupt capability on each i/o line ? individually programmable open-drain, pull-up resistor and synchronous output nine peripheral data controller (pdc) channels one synchronous serial controller (ssc) ? independent clock and frame sync signals for each receiver and transmitter ? i2s analog interface support, time division multiplex support ? high-speed continuous data stream capabilities with 32-bit data transfer one universal synchronous/asynchronous receiver transmitters (usart) ? individual baud rate generator, irda infrared modulation/demodulation ? support for iso7816 t0/t1 smart card, hardware handshaking, rs485 support one master/slave serial peripheral interface (spi) ? 8- to 16-bit programmable data length, four external peripheral chip selects one three-channel 16-bit timer/counter (tc) ? three external clock inputs, two multi-purpose i/o pins per channel ? double pwm generation, capture/waveform mode, up/down capability at91 arm ? thumb ? -based microcontrollers AT91SAM7S32 summary preliminary note: this is a summary document. a complete document is not available at this time. for more information, please contact your local atmel sales office.
2 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 one four-channel 16-bit pwm controller (pwmc) one two-wire interface (twi) ? master mode support only, all two-wire atmel eeproms supported one 8-channel 10-bit analog-to-digital converter, four channels multiplexed with digital i/os ieee 1149.1 jtag boundary scan on all digital pins 5v-tolerant i/os, including four high-current drive i/o lines, up to 16 ma each power supplies ? embedded 1.8v regulator, drawing up to 100 ma for the core and external components ? 3.3v vddio i/o lines power supply, independent 3.3v vddflash flash power supply ? 1.8v vddcore core power su pply with brownout detector fully static operation: up to 55 mhz at 1.65v and 85 c worst case conditions available in a 48-lead lqfp package description atmel?s AT91SAM7S32 is a member of a series of low pin count flash microcontrollers based on the 32-bit arm risc processor. it features a 32 kbyte high-speed flash and an 8 kbyte sram, a large set of peripherals and a complete set of system functions minimizing the number of external components. the device is an ideal migration path for 8-bit microcontroller users looking for additional performance and extended memory. the embedded flash memory can be programmed in-system via the jtag-ice inter- face or via a parallel interface on a production programmer prior to mounting. built-in lock bits and a security bit protect the firmware from accidental overwrite and preserves its confidentiality. the AT91SAM7S32 system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. correct device operation can be monitored by a built-in brownout detector and a watchdog running off an integrated rc oscillator. the AT91SAM7S32 is a general-purpose microcontroller. its aggressive price point and high level of integration pushes its scope of use far into the cost-sensitive, high-volume consumer market.
3 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 block diagram figure 1. AT91SAM7S32 block diagram tdi tdo tms tck nrst fiq irq0 pck0-pck2 pmc peripheral bridge peripheral data controller aic pll rcosc sram 8 kbytes arm7tdmi processor ice jtag scan jtagsel pioa usart0 ssc timer counter rxd0 txd0 sck0 rts0 cts0 npcs0 npcs1 npcs2 npcs3 miso mosi spck flash 32 kbytes reset controller drxd dtxd tf tk td rd rk rf tclk0 tioa0 tiob0 tioa1 tiob1 memory controller abort status address decoder misalignment detection pio pio apb por embedded flash controller ad0 ad1 ad2 ad3 adtrg pllrc 9 channels pdc pdc pdc pdc spi pdc adc advref pdc pdc tc0 tc1 tc2 twd twck twi osc xin xout vddin pwmc pwm0 pwm1 pwm2 pwm3 1.8 v voltage regulator gnd vddout bod vddcore vddcore ad4 ad5 ad6 ad7 vddflash fast flash programming interface erase pio pgmd0-pgmd7 pgmncmd pgmen0-pgmen1 pgmrdy pgmnvalid pgmnoe pgmck pgmm0-pgmm3 vddio tst dbgu pdc pdc pio pit wdt rtt system controller vddcore
4 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 signal description table 1 gives details on the signal names classified by peripheral. table 1. signal description list signal name function type active level comments power vddin main power supply input power 3.0v to 3.6v vddout voltage regulator output power 1.85v nominal vddflash flash power supply power 3.0v to 3.6v vddio i/o lines power supply power 3.0v to 3.6v vddcore core power supply power 1.65v to 1.95v vddpll pll power 1.65v to 1.95v gnd ground ground clocks, oscillators and plls xin main oscillator input input xout main oscillator output output pllrc pll filter input pck0 - pck2 programmable clock output output ice and jtag tck test clock input no pull-up resistor tdi test data in input no pull-up resistor tdo test data out output tms test mode select input no pull-up resistor jtagsel jtag selection input pull-down resistor flash memory erase flash and nvm configuration bits erase command input high pull-down resistor reset/test nrst microcontroller reset i/o low pull-up resistor tst test mode select input pull-down resistor debug unit drxd debug receive data input dtxd debug transmit data output aic irq0 external interrupt input input fiq fast interrupt input input pio pa0 - pa20 parallel io controller a i/o pulled-up input at reset usart
5 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 sck0 serial clock i/o txd0 transmit data i/o rxd0 receive data input rts0 request to send output cts0 clear to send input synchronous serial controller td transmit data output rd receive data input tk transmit clock i/o rk receive clock i/o tf transmit frame sync i/o rf receive frame sync i/o timer/counter tclk0 external clock input input tioa0 - tioa1 i/o line a i/o tiob0 - tiob1 i/o line b i/o pwm controller pwm0 - pwm3 pwm channels output spi miso master in slave out i/o mosi master out slave in i/o spck spi serial clock i/o npcs0 spi peripheral chip select 0 i/o low npcs1-npcs3 spi peripheral chip select 1 to 3 output low two-wire interface twd two-wire serial data i/o twck two-wire serial clock i/o analog-to-digital converter ad0-ad3 analog inputs analog digital pulled-up inputs at reset ad4-ad7 analog inputs analog analog inputs adtrg adc trigger input advref adc reference analog fast flash programming interface pgmen0-pgmen1 programming enabling input pgmm0-pgmm3 programming mode input table 1. signal description list (continued) signal name function type active level comments
6 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 pgmd0 - pgmd7 programming data i/o pgmrdy programming ready output high pgmnvalid data direction output low pgmnoe programming read input low pgmck programming clock input pgmncmd programming command input low table 1. signal description list (continued) signal name function type active level comments
7 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 package and pinout the AT91SAM7S32 is available in a 48-lead lqfp package. 48-lead lqfp mechanical overview figure 2 shows the orientation of the 48-lead lqfp package. a detailed mechanical description is given in the section mechanical characteristics of the product datasheet. figure 2. 48-lead lqfp package pinout (top view) pinout 25 37 36 24 13 12 1 48 table 2. AT91SAM7S32 pinout in 48-lead lqfp package 1 advref 13 vddio 25 tdi 37 tdo 2 gnd 14 pa16/pgmd4 26 pa6/pgmnoe 38 jtagsel 3 ad4 15 pa15/pgmd3 27 pa5/pgmrdy 39 tms 4 ad5 16 pa14/pgmd2 28 pa4/pgmncmd 40 tck 5 ad6 17 pa13/pgmd1 29 nrst 41 vddcore 6 ad7 18 vddcore 30 tst 42 erase 7 vddin 19 pa12/pgmd0 31 pa3 43 vddflash 8 vddout 20 pa11/pgmm3 32 pa2 44 gnd 9 pa17/pgmd5/ad0 21 pa10/pgmm2 33 vddio 45 xout 10 pa18/pgmd6/ad1 22 pa9/pgmm1 34 gnd 46 xin/pgmck 11 pa19/pgmd7/ad2 23 pa8/pgmm0 35 pa1/pgmen1 47 pllrc 12 pa20/ad3 24 pa7/pgmnvalid 36 pa0/pgmen0 48 vddpll
8 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 power considerations power supplies the AT91SAM7S32 has six types of power supply pins and integrates a voltage regula- tor, allowing the device to be supplied with only one voltage. the six power supply pin types are: vddin pin. it powers the voltage regulator; voltage ranges from 3.0v to 3.6v, 3.3v nominal. if the voltage regulator is not used, vddin should be connected to gnd. vddout pin. it is the output of the 1.8v voltage regulator. vddio pin. it powers the i/o lines and the usb transceivers; dual voltage range is supported. ranges from 3.0v to 3.6v, 3.3v nominal. vddflash pin. it powers a part of the flash and is required for the flash to operate correctly; voltage ranges from 3.0v to 3.6v, 3.3v nominal. vddcore pins. they power the logic of the device; voltage ranges from 1.65v to 1.95v, 1.8v typical. it can be connected to the vddout pin with decoupling capacitor. vddcore is required for the device, including its embedded flash, to operate correctly. vddpll pin. it powers the oscillator and the pll. it can be connected directly to the vddout pin. no separate ground pins are provided for the different power supplies. only gnd pins are provided and should be connected as shortly as possible to the system ground plane. power consumption the AT91SAM7S32 has a static current of less than 60 a on vddcore at 25c, including the rc oscillator, the voltage regulator and the power-on reset when the brownout detector is deactivated. activating the brownout detector adds 20 a static current. the dynamic power consumption on vddcore is less than 50 ma at full speed when running out of the flash. under the same conditions, the power consumption on vddflash does not exceed 10 ma. voltage regulator the AT91SAM7S32 embeds a voltage regulator that is managed by the system controller. in normal mode, the voltage regulator consumes less than 100 a static current and draws 100 ma of output current. the voltage regulator also has a low-power mode. in this mode, it consumes less than 20 a static current and draws 1 ma of output current. adequate output supply decoupling is mandatory for vddout to reduce ripple and avoid oscillations. the best way to achieve this is to use two capacitors in parallel: one external 470 pf (or 1 nf) npo capacitor must be connected between vddout and gnd as close to the chip as possible. one external 2.2 f (or 3.3 f) x7r capacitor must be connected between vddout and gnd. adequate input supply decoupling is mandatory for vddin in order to improve startup stability and reduce source voltage drop. the input decoupling capacitor should be placed close to the chip. for example, two capacitors can be used in parallel: 100 nf npo and 4.7 f x7r.
9 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 typical powering schematics the AT91SAM7S32 supports a 3.3v single supply mode. the internal regulator is con- nected to the 3.3v source and its output feeds vddcore and the vddpll. figure 3. 3.3v system single power supply schematic power source ranges from 4.5v to 18v 3.3v vddin voltage regulator vddout vddio dc/dc converter vddcore vddflash vddpll
10 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 i/o lines considerations jtag port pins tms, tdi and tck are schmitt trigger inputs. tms and tck are 5-v tolerant, tdi is not. tms, tdi and tck do not integrate a pull-up resistor. tdo is an output, driven at up to vddio, and has no pull resistor. the pin jtagsel is used to select the jtag boundary scan when asserted at a high level. the pin jtagsel integrates a permanent pull-down resistor of about 15 k ? to gnd, so that it can be left unconnected for normal operations. test pin the pin tst is used for manufacturing test or fast programming mode of the AT91SAM7S32 when asserted high. the pin tst integrates a permanent pull-down resistor of about 15 k ? to gnd, so that it can be left unconnected for normal operations. to enter fast programming mode, the pin tst and the pin pa0 and pa1 should be both tied high. driving the pin tst at a high level while pa0 or pa1 is driven at 0 leads to unpredictable results. reset pin the pin nrst is bi-directional. it is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low exter- nally to reset the microcontroller. there is no constraint on the length of the reset pulse, and the reset controller can guarantee a minimum pulse length. this allows connection of a simple push-button on the pin nrst as system user reset, and the use of the signal nrst to reset all the components of the system. the pin nrst integrates a permanent pull-up resistor to vddio . erase pin the pin erase is used to re-initialize the flash content and some of its nvm bits. it integrates a permanent pull-down resistor of about 15 k ? to gnd, so that it can be left unconnected for normal operations. pio controller lines all the i/o lines pa0 to pa20 are 5v-tolerant and all integrate a programmable pull-up resistor. programming of this pull-up resistor is performed independently for each i/o line through the pio controllers. 5v-tolerant means that the i/o lines can drive voltage level according to vddio, but can be driven with a voltage of up to 5.5v. however, driving an i/o line with a voltage over vddio while the programmable pull-up resistor is enabled can lead to unpredictable results. care should be taken, in particular at reset, as all the i/o lines default in input with pull-up resistor enabled at reset. i/o line drive levels the pio lines pa0 to pa3 are high-drive current capable. each of these i/o lines can drive up to 16 ma permanently. the remaining i/o lines can draw only 8 ma. however, the total current drawn by all the i/o lines cannot exceed 100 ma.
11 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 processor and architecture arm7tdmi processor risc processor based on armv4t von neumann architecture ? runs at up to 55 mhz, providing 0.9 mips/mhz two instruction sets ?arm ? high-performance 32-bit instruction set ? thumb ? high code density 16-bit instruction set three-stage pipeline architecture ? instruction fetch (f) ? instruction decode (d) ?execute (e) debug and test features integrated embedded in-circuit emulator ? two watchpoint units ? test access port accessible through a jtag protocol ? debug communication channel debug unit ?two-pin uart ? debug communication channel interrupt handling ? chip id register ieee1149.1 jtag boundary-scan on all digital pins memory controller bus arbiter ? handles requests from the arm7tdmi and the peripheral data controller address decoder provides selection signals for ? three internal 1 mbyte memory areas ? one 256 mbyte embedded peripheral area abort status registers ? source, type and all parameters of the access leading to an abort are saved ? facilitates debug by detection of bad pointers misalignment detector ? alignment checking of all data accesses ? abort generation in case of misalignment remap command ? remaps the sram in place of the embedded non-volatile memory ? allows handling of dynamic exception vectors embedded flash controller ? embedded flash interface, up to three programmable wait states ? prefetch buffer, buffering and anticipating the 16-bit requests, reducing the required wait states ? key-protected program, erase and lock/unlock sequencer ? single command for erasing, programming and locking operations ? interrupt generation in case of forbidden operation
12 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 peripheral data controller handles data transfer between peripherals and memories nine channels ? two for the usart0 ? two for the debug unit ? two for the serial synchronous controller ? two for the serial peripheral interface ? one for the analog-to-digital converter low bus arbitration overhead ? one master clock cycle needed for a transfer from memory to peripheral ? two master clock cycles needed for a transfer from peripheral to memory next pointer management for reducing interrupt latency requirements
13 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 memories 32 kbytes of flash memory ? 256 pages of 128 bytes ? fast access time, 30 mhz single-cycle access in worst case conditions ? page programming time: 4 ms, including page auto-erase ? page programming without auto-erase: 2 ms ? full chip erase time: 10 ms ? 10,000 write cycles, 10-year data retention capability ? 8 lock bits, each protecting 8 sectors of 32 pages ? protection mode to secure contents of the flash 8 kbytes of fast sram ? single-cycle access at full speed memory mapping internal sram the AT91SAM7S32 embeds a high-speed 8-kbyte sram bank. after reset and until the remap command is performed, the sram is only accessible at address 0x0020 0000. after remap, the sram also becomes available at address 0x0. internal flash the AT91SAM7S32 features one bank of 32 kbytes of flash. at any time, the flash is mapped to address 0x0010 0000. it is also accessible at address 0x0 after the reset and before the remap command. figure 4. internal memory mapping 256m bytes flash before remap sram after remap undefined areas (abort) 0x000f ffff 0x001f ffff 0x002f ffff 0x0fff ffff 1 m bytes 1 m bytes 1 m bytes 253 m bytes internal flash internal sram 0x0000 0000 0x0010 0000 0x0020 0000 0x0030 0000
14 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 embedded flash flash overview the flash of the AT91SAM7S32 is organized in 256 pages of 128 bytes. the 32,768 bytes are organized in 32-bit words. the flash contains a 128-byte write buffer, accessible through a 32-bit interface. the flash benefits from the integration of a power reset cell and from the brownout detector. this prevents code corruption during power supply changes, even in the worst conditions. embedded flash controller the embedded flash controller (efc) manages accesses performed by the masters of the system. it enables reading the flash and writ ing the write buffer. it also contains a user interface, mapped within the memory controller on the apb. the user interface allows: programming of the access parameters of the flash (number of wait states, timings, etc.) starting commands such as full erase, page erase, page program, nvm bit set, nvm bit clear, etc. getting the end status of the last command getting error status programming interrupts on the end of the last commands or on errors the embedded flash controller also provides a dual 32-bit prefetch buffer that opti- mizes 16-bit access to the flash. this is particularly efficient when the processor is running in thumb mode. lock regions the embedded flash controller manages 8 lock bits to protect 8 regions of the flash against inadvertent flash erasing or programming commands. the AT91SAM7S32 con- tains 8 lock regions and each lock region contains 32 pages of 128 bytes. each lock region has a size of 4 kbytes. if a locked-regions erase or program command occurs, the command is aborted and the efc trigs an interrupt. the 8 nvm bits are software programmable through the efc user interface. the com- mand "set lock bit" enables the protection. the command "clear lock bit" unlocks the lock region. asserting the erase pin clears the lock bits, thus unlocking the entire flash. security bit feature the AT91SAM7S32 features a security bit, based on a specific nvm-bit. when the security is enabled, any access to the flash, either through the ice interface or through the fast flash programming interface, is fo rbidden. this ensures the confidentiality of the code programmed in the flash. this security bit can only be enabled, through the command "set security bit" of the efc user interface. disabling the security bit can only be achieved by asserting the erase pin at 1, and after a full flash erase is performed. when the security bit is deac- tivated, all accesses to the flash are permitted. it is important to note that the assertion of the erase pin should always be longer than 50 ms. as the erase pin integrates a permanent pull-down, it can be left unconnected during normal operation. however, it is safer to connect it directly to gnd for the final application.
15 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 non-volatile brownout detector control two general purpose nvm (gpnvm) bits are used for controlling the brownout detector (bod), so that even after a power loss, the brownout detector operations remain as defined by the user. these two gpnvm bits can be cleared or set respectively through the commands "clear general-purpose nvm bit" and "set general-purpose nvm bit" of the efc user interface. gpnvm bit 0 is used as a brownout detector enable bit. setting the gpnvm bit 0 enables the bod, clearing it disables the bod. asserting erase clears the gpnvm bit 0 and thus disables the brownout detector by default. the gpnvm bit 1 is used as a brownout reset enable signal for the reset controller. setting the gpnvm bit 1 enables the brownout reset when a brownout is detected, clearing the gpnvm bit 1 disables the brownout reset. asserting erase disables the brownout reset by default. calibration bits eight nvm bits are used to calibrate the brownout detector and the voltage regulator. these bits are factory configured and cannot be changed by the user. the erase pin has no effect on the calibration bits. fast flash programming interface the fast flash programming interface allows programming the device through either a serial jtag interface or through a multiplexed fully-handshaked parallel port. it allows gang-programming with market-standard industrial programmers. the ffpi supports read, page program, page erase, full erase, lock, unlock and protect commands. the fast flash programming interface is enabled and the fast programming mode is entered when the tst pin and the pa0 and pa1 pins are all tied high.
16 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 system controller the system controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset. figure 5. system controller block diagram nrst slck advanced interrupt controller real-time timer periodic interval timer reset controller pa0-pa31 periph_nreset system controller watchdog timer wdt_fault wdrproc pio controller por bod rcosc gpnvm[0] cal en power management controller osc pll xin xout pllrc mainck pllck pit_irq mck proc_nreset wdt_irq periph_irq{2] periph_nreset periph_clk[2..14] pck mck pmc_irq nirq nfiq rtt_irq embedded peripherals periph_clk[2] pck[0-2] in out enable arm7tdmi slck slck irq0-irq1 fiq irq0-irq1 fiq periph_irq[4..14] periph_irq[2..14] int int periph_nreset periph_clk[4..14] embedded flash flash_poe jtag_nreset flash_poe gpnvm[0..1] flash_wrdis flash_wrdis proc_nreset periph_nreset dbgu_txd dbgu_rxd pit_irq rtt_irq dbgu_irq pmc_irq rstc_irq wdt_irq rstc_irq slck gpnvm[1] boundary scan tap controller jtag_nreset ice_nreset debug pck debug idle debug memory controller mck proc_nreset bod_rst_en proc_nreset periph_nreset periph_nreset idle debug unit dbgu_irq mck dbgu_rxd periph_nreset force_ntrst dbgu_txd voltage regulator standby voltage regulator mode controller security_bit cal ice_nreset force_ntrst cal
17 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 system controller mapping the system controller peripherals are all mapped to the highest 4 kbytes of address space, between addresses 0xffff f000 and 0xffff ffff. figure 6 shows the mapping of the system controller. note that the memory controller configuration user interface is also mapped within this address space. figure 6. system controller mapping 0xffff f000 0xffff f200 0xffff f1ff 0xffff f3ff 0xffff f5ff 0xffff fbff 0xffff fcff 0xffff feff 0xffff ffff 0xffff f400 0xffff f600 0xffff fc00 0xffff fd0f 0xffff fc2f 0xffff fc3f 0xffff fd4f 0xffff fc6f aic dbgu pioa reserved pmc mc advanced interrupt controller debug unit pio controller a power management controller memory controller 0xffff fd00 0xffff ff00 rstc pit rtt wdt vreg reserved reserved reserved 0xffff fd20 0xffff fd30 0xffff fd40 0xffff fd60 0xffff fd70 reset controller real-time timer periodic interval timer watchdog timer voltage regulator mode controller 512 bytes/128 registers 512 bytes/128 registers 512 bytes/128 registers 256 bytes/64 registers 16 bytes/4 registers 16 bytes/4 registers 16 bytes/4 registers 16 bytes/4 registers 256 bytes/64 registers 4 bytes/1 register peripheral name size address peripheral
18 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 reset controller the reset controller is based on a power-on reset cell and one brownout detector. it gives the status of the last reset, indicating whether it is a power-up reset, a software reset, a user reset, a watchdog reset or a brownout reset. in addition, it controls the internal resets and the nrst pin output. it allows to shape a signal on the nrst line, guaranteeing that the length of the pulse meets any requirement. brownout detector and power-on reset the AT91SAM7S32 embeds a brownout detection circuit and a power-on reset cell. both are supplied with and monitor vddcore. both signals are provided to the flash to prevent any code corruption during power-up or power-down sequences or if brown- outs occur on the vddcore power supply. the power-on reset cell has a limited-accuracy threshold at around 1.5v. its output remains low during power-up until vddcore goes over this voltage level. this signal goes to the reset controller and allows a full re-initialization of the device. the brownout detector monitors the vddcore level during operation by comparing it to a fixed trigger level. it secures system operations in the most difficult environments and prevents code corruption in case of brownout on the vddcore. only vddcore is monitored, as a voltage drop on vddflash or any other power supply of the device cannot affect the flash. when the brownout detector is enabled and vddcore decreases to a value below the trigger level (vbot-, defined as vbot - hyst/2), the brownout output is immediately activated. when vddcore increases above the trigger le vel (vbot+, defined as vbot + hyst/2), the reset is released. the brownout detector only detects a drop if the voltage on vddcore stays below the threshold voltage for longer than about 1s. the threshold voltage has a hysteresis of about 50 mv, to ensure spike free brownout detection. the typical value of the brownout detector threshold is 1.68v with an accu- racy of 2% and is factory calibrated. the brownout detector is low-power, as it consumes less than 20 a static current. however, it can be deactivated to save its static current. in this case, it consumes less than 1a. the deactivation is configured through the gpnvm bit 0 of the flash.
19 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 clock generator the clock generator embeds one low-power rc oscillator, one main oscillator and one pll with the following characteristics: rc oscillator ranges between 22 khz and 42 khz main oscillator frequency ranges between 3 and 20 mhz main oscillator can be bypassed pll output ranges between 80 and 200 mhz it provides slck, mainck and pllck. figure 7. clock generator block diagram embedded rc oscillator main oscillator pll and divider clock generator power management controller xin xout pllrc slow clock slck main clock mainck pll clock pllck control status
20 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 power management controller the power management controller uses the clock generator outputs to provide: the processor clock pck the master clock mck all the peripheral clocks, independently controllable three programmable clock outputs the master clock (mck) is programmable from a few hundred hz to the maximum operating frequency of the device. the processor clock (pck) switches off when entering processor idle mode, thus allow- ing reduced power consumption while waiting for an interrupt. figure 8. power management controller block diagram advanced interrupt controller controls the interrupt lines (nirq and nfiq) of an arm processor individually maskable and vectored interrupt sources ? source 0 is reserved for the fast interrupt input (fiq) ? source 1 is reserved for system peripherals (rtt, pit, efc, pmc, dbgu, etc.) ? other sources control the peripheral interrupts or external interrupts ? programmable edge-triggered or level-sensitive internal sources ? programmable positive/negative edge-triggered or high/low level-sensitive external sources 8-level priority controller ? drives the normal interrupt of the processor ? handles priority of the interrupt sources ? higher priority interrupts can be served during service of lower priority interrupt vectoring ? optimizes interrupt service routine branch and execution ? one 32-bit vector register per interrupt source ? interrupt vector register reads the corresponding current interrupt vector protect mode ? easy debugging by preventing automatic operations mck periph_clk[2..14] int slck mainck pllck prescaler /1,/2,/4,...,/64 pck processor clock controller idle mode master clock controller peripherals clock controller on/off slck mainck pllck prescaler /1,/2,/4,...,/64 programmable clock controller pck[0..2]
21 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 fast forcing ? permits redirecting any interrupt source on the fast interrupt general interrupt mask ? provides processor synchronization on events without triggering an interrupt debug unit comprises: ? one two-pin uart ? one interface for the debug communication channel (dcc) support ? one set of chip id registers ? one interface providing ice access prevention two-pin uart ? implemented features are compatible with the usart ? programmable baud rate generator ? parity, framing and overrun error ? automatic echo, local loopback and remote loopback channel modes debug communication channel support ? offers visibility of commrx and commtx signals from the arm processor chip id registers ? identification of the device revision, sizes of the embedded memories, set of peripherals ? chip id is 0x27080340 (version 0) periodic interval timer 20-bit programmable counter plus 12-bit interval counter watchdog timer 12-bit key-protected programmable counter running on prescaled slck provides reset or interrupt signals to the system counter may be stopped while the processor is in debug state or in idle mode real-time timer 32-bit free-running counter with alarm running on prescaled slck programmable 16-bit prescaler for slck accuracy compensation pio controller one pio controller, controlling 20 i/o lines fully programmable through set/clear registers multiplexing of two peripheral functions per i/o line for each i/o line (whether assigned to a peripheral or used as general-purpose i/o) ? input change interrupt ? half a clock period glitch filter ? multi-drive option enables driving in open drain ? programmable pull-up on each i/o line ? pin data status register, supplies visibility of the level on the pin at any time synchronous output, provides set and clear of several i/o lines in a single write voltage regulator controller the aim of this controller is to select the power mode of the voltage regulator between normal mode (bit 0 is cleared) or standby mode (bit 0 is set).
22 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 peripherals peripheral mapping each peripheral is allocated 16 kbytes of address space. figure 9. user peripheral mapping peripheral name size 0xfffa 0000 0xfffa 3fff tc0, tc1, tc2 timer/counter 0, 1 and 2 16 kbytes 16 kbytes 16 kbytes reserved 0xfffa 4000 0xf000 0000 twi two-wire interface 0xfffb 8000 usart universal synchronous asynchronous receiver transmitter 0xfffc 0000 0xfffc 3fff 0xfffc 4000 0xfffc 7fff ssc serial synchronous controller 0xfffd 4000 0xfffd 7fff 0xfffd 3fff 0xfffd ffff spi serial peripheral interface 0xfffe 0000 0xfffe 3fff reserved 0xfffe ffff 0xfffe 4000 0xfffb 4000 0xfffb 7fff reserved 0xfff9 ffff 16 kbytes 0xfffc ffff 0xfffd 8000 0xfffd bfff adc analog-to-digital converter 16 kbytes 0xfffc bfff 0xfffc c000 0xfffb ffff reserved 0xfffb c000 0xfffb bfff pwmc 16 kbytes 0xfffa ffff 0xfffb 0000 0xfffb 3fff 16 kbytes reserved reserved 0xfffd 0000 reserved 0xfffd c000 reserved 0xfffc 8000 reserved reserved pwm controller
23 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 peripheral multiplexing on pio lines the AT91SAM7S32 features one pio controller, pioa, that multiplexes the i/o lines of the peripheral set. pio controller a controls 21 lines. each line can be assigned to one of two peripheral functions, a or b. some of them can also be multiplexed with the analog inputs of the adc controller. table 3 on page 23 defines how the i/o lines of the peripherals a, b or the analog inputs are multiplexed on pio controller a. the two columns ?function? and ?comments? have been inserted for the user?s own comments; they may be used to track how pins are defined in an application. note that some peripheral functions that are output only may be duplicated in the table. all pins reset in their parallel i/o lines function are configured in input with the program- mable pull-up enabled, so that the device is maintained in a static state as soon as a reset is detected. pio controller a multiplexing table 3. multiplexing on pio controller a pio controller a application usage i/o line peripheral a peripheral b comments function comments pa 0 pwm0 tioa0 high-drive pa 1 pwm1 tiob0 high-drive pa 2 pwm2 sck0 high-drive pa 3 twd npcs3 high-drive pa 4 twck tclk0 pa 5 rxd0 npcs3 pa 6 txd0 pck0 pa 7 rts0 pwm3 pa 8 cts0 adtrg pa 9 drxd npcs1 pa 1 0 dtxd npcs2 pa 1 1 npcs0 pwm0 pa 1 2 miso pwm1 pa 1 3 mosi pwm2 pa 1 4 spck pwm3 pa 1 5 tf tioa1 pa 1 6 tk tiob1 pa 1 7 td pck1 ad0 pa 1 8 rd pck2 ad1 pa 1 9 rk fiq ad2 pa 2 0 rf irq0 ad3
24 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 peripheral identifiers the AT91SAM7S32 embeds a wide range of peripherals. table 4 defines the peripheral identifiers of the AT91SAM7S32. a peripheral identifier is required for the control of the peripheral interrupt with the advanced interrupt controller and for the control of the peripheral clock with the power management controller. note: 1. setting sysirq and adc bits in the clock set/clear registers of the pmc has no effect. the system controller is continuously clocked. the adc clock is automatically started for the first conversion. in sleep mode the adc clock is automatically stopped after each conversion. serial peripheral interface supports communication with external serial devices ? four chip selects with external decoder allow communication with up to 15 peripherals ? serial memories, such as dataflash ? and 3-wire eeproms ? serial peripherals, such as adcs, dacs, lcd controllers, can controllers and sensors ? external co-processors master or slave serial peripheral bus interface ? 8- to 16-bit programmable data length per chip select ? programmable phase and polarity per chip select ? programmable transfer delays between consecutive transfers and between clock and data per chip select ? programmable delay between consecutive transfers ? selectable mode fault detection ? maximum frequency at up to master clock table 4. peripheral identifiers peripheral id peripheral mnemonic peripheral name external interrupt 0 aic advanced interrupt controller fiq 1sysirq (1) system interrupt 2 pioa parallel i/o controller a 3 reserved 4adc (1) analog-to digital converter 5 spi serial peripheral interface 6ususart 7 reserved 8 ssc synchronous serial controller 9 twi two-wire interface 10 pwmc pwm controller 11 reserved 12 tc0 timer/counter 0 13 tc1 timer/counter 1 14 tc2 timer/counter 2 15 - 29 reserved 30 aic advanced interrupt controller irq0 31 reserved
25 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 two-wire interface master mode only compatibility with standard two-wire serial memories one, two or three bytes for slave address sequential read/write operations usart programmable baud rate generator 5- to 9-bit full-duplex synchronous or asynchronous serial communications ? 1, 1.5 or 2 stop bits in asynchronous mode ? 1 or 2 stop bits in synchronous mode ? parity generation and error detection ? framing error detection, overrun error detection ? msb or lsb first ? optional break generation and detection ? by 8 or by 16 over-sampling receiver frequency ? hardware handshaking rts - cts ? receiver time-out and transmitter timeguard ? multi-drop mode with address generation and detection rs485 with driver control signal iso7816, t = 0 or t = 1 protocols for interfacing with smart cards ? nack handling, error counter with repetition and iteration limit irda modulation and demodulation ? communication at up to 115.2 kbps test modes ? remote loopback, local loopback, automatic echo serial synchronous controller provides serial synchronous communication links used in audio and telecom applications contains an independent receiver and transmitter and a common clock divider offers a configurable frame sync and data length receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal receiver and transmitter include a data signal, a clock signal and a frame synchronization signal timer counter three 16-bit timer counter channels ? three output compare or two input capture wide range of functions including: ? frequency measurement ? event counting ? interval measurement ? pulse generation ? delay timing ? pulse width modulation ? up/down capabilities
26 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 each channel is user-configurable and contains: ? three external clock inputs ? five internal clock inputs, as defined in table 5 ? two multi-purpose input/output signals ? two global registers that act on all three tc channels pwm controller four channels, one 16-bit counter per channel common clock generator, providing thirteen different clocks ? one modulo n counter providing eleven clocks ? two independent linear dividers working on modulo n counter outputs independent channel programming ? independent enable/disable commands ? independent clock selection ? independent period and duty cycle, with double buffering ? programmable selection of the output waveform polarity ? programmable center or left aligned output waveform analog-to-digital converter 8-channel adc 10-bit 100 ksamples/sec. successive approximation register adc -2/+2 lsb integral non linearity, -1/+2 lsb differential non linearity integrated 8-to-1 multiplexer, offering eight independent 3.3v analog inputs external voltage reference for better accuracy on low voltage inputs individual enable and disable of each channel multiple trigger source ? hardware or software trigger ? external trigger pin ? timer counter 0 to 1 outputs tioa0 to tioa1 trigger sleep mode and conversion sequencer ? automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels four of eight analog inputs shared with digital signals table 5. timer counter clocks assignment tc clock input clock timer_clock1 mck/2 timer_clock2 mck/8 timer_clock3 mck/32 timer_clock4 mck/128 timer_clock5 mck/1024
27 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 ordering information table 6. ordering information ordering code package temperature operating range AT91SAM7S32-ai lqfp 48 industrial (-40 c to 85 c)
28 AT91SAM7S32 summary preliminary 6071as?atarm?20-oct-04 document details title AT91SAM7S32 literature number 6071s revision history version a publication date: 20-oct-04
printed on recycled paper. disclaimer: atmel corporation makes no warranty for the use of its produc ts, other than those expressly contained in the company?s standar d warranty which is detailed in atmel?s terms and conditions located on the company?s web site. the company assumes no responsibi lity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi thout notice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel produc ts, expressly or by implication. atmel?s products are not aut horized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature 6071as?atarm?20-oct-04 ? atmel corporation 2004 . all rights reserved. atmel ? and combinations thereof and dataflash ? are the registered trademarks of atmel cor- poration or its subsidiaries. arm ? , thumb ? , arm7tdmi ? and arm powered ? are the registered trademarks of arm, ltd. other terms and prod- uct names may be the trademarks of others.

▲Up To Search▲

Price & Availability of AT91SAM7S32

	To Download AT91SAM7S32 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .